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Abstract—Mixed-signal analog/digital neuromorphic circuits
are characterized by ultra-low power consumption, real-time
processing abilities, and low-latency response times. These fea-
tures make them promising for robotic applications that require
fast and power-efficient computing. However, due to the device
mismatch and variability present in these circuits, developing
architectures that can perform complex computations in a robust
and reproducible manner is quite challenging. In this paper, we
present a spiking neural network architecture implemented using
these neuromorphic circuits, that enables reliable control of an
autonomous agent as well as robust learning and recognition
of visual patterns in a noisy and real-world environment. While
learning is implemented with a software algorithm running with a
chip-in-the-loop setup, the inference and motor control processes
are implemented exclusively by the neuromorphic processor,
situated on the neuromorphic agent. In addition to this processor
device, the agent comprises a dynamic vision sensor which
produces spikes as it interacts with the environment in real-
time. We show how the robust learning and reliable control
properties of the system arise out of a recently proposed neural
computational primitive denoted as Neural State Machine (NSM).
We describe the features of the NSMs used in this context and
demonstrate the agent’s real-time robust perception and action
behavior with experimental results.
Index Terms—Neuromorphic computing, noisy spiking neural
networks, robust object recognition, self-supervised learning,
ultra-low-power
I. INTRODUCTION
Neuromorphic engineering is concerned with the emulation
of the dynamics of biological neurons and synapses directly
in silicon, and with the identification and exploitation of
the organizing and principles of biological neural processing
systems [1], [2]. A primary goal of these studies is to re-
produce the unique features of the brain, such as low-power
consumption, massive parallelism, and low-latency processing,
in order to perform efficient computation.
In contrast to the classical von Neumann architecture of
state-of-the-art digital computers, in neuromorphic hardware,
memory and processing are co-localized in the synapses and
neurons present in such devices. Neuromorphic computing
devices that have these properties have been built using either
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mixed-signal analog/digital circuits [3], [4], [5] or pure digital
circuits [6], [7]. A common feature to both approaches is
the use of asynchronous circuits for transmitting spikes from
source neurons to destination synapses. These systems carry
out computation (and burn power) only if there is data being
delivered and processed. The mixed-signal analog/digital ap-
proach has recently produced promising devices that comprise
silicon neurons and synapses which exhibit dynamics that are
similar to their biological counterparts [3], [4]. These devices
make use of sub-threshold electrodynamics of transistors and
thus achieve ultra-low power consumption, compact system
size, and real-time performance. However, similar to the
widely observed variance across biological neural systems [8],
also these systems are affected by variability due to the
unavoidable circuit noise and manufacturing device mismatch
effects [9]. As a consequence implementing robust desired
behaviors and computations on such hardware substrate is a
very challenging task [10].
In biology, despite the noise and variability of the neural
substrate, the behavior of neural processing systems remains
robust and reliable. This raises the question: can a suitable
network structure enable mixed-signal spiking neural systems
to perform computations with high robustness despite their
noise and mismatch? To address this question, we present a
spiking neural network architecture that comprises multiple
biologically plausible mechanisms geared toward variability
reduction and robustness. Namely, we present an on-line
spike-based plasticity rule for changing the weights of the
network on a chip-in-the-loop setup, for learning to recognize
visual patterns; we propose to use dis-inhibition mechanisms
to recognize input patterns robustly, based on the learned
features; we present an up- and down-scaling mechanism
of connections which leads to the spatial invariance during
recognition; and we show how multiple Neural State Machine
(NSM) structures [11], [12] can be combined to autonomously
select neural population resources and feedback signals from
output motor neurons, to focus the network’s attention on new
targets.
The NSM is a primitive structure for implementing state-
dependent and context-dependent computation in spiking neu-
ral networks [13], [12]. Multiple NSMs can interact with
each other. They have been used as a modular building block
in Spiking Neural Networks (SNNs) to construct complex
cognitive computations in neuromorphic agents, such as solv-
ing Constraint Satisfaction Problems (CSPs) [14]. With the
spiking neural network architecture proposed in this work, we
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Fig. 1. Mixed-signal multi-chip neuromorphic electronic system setup.
The neuromorphic electronic system consists of a DVS sensor, a ROLLS
processor, and a group of DYNAP processors. The solid lines denote event
communication, and the dotted lines denote configuration signals. The red
color denotes the event communication within the neuromorphic system, and
the blue color denotes the input and output of the system. A computer is
used to configure the sensors and chips, monitor their activities, or perform
learning algorithms. The computer can be disconnected if the configuration or
learning is finished. The perception and processing in neuromorphic sensors
and processors are ultra-low-power.
autonomous learning of neuromorphic agents.
The ultra-low-power and event-driven features of the mixed-
signal analog/digital devices used in this work, combined
with the robust processing features achieved with the archi-
tecture proposed enable the construction of compact sensory-
processing systems that could be used also in edge-computing
applications that require low-power always-on operation.
In the next section, we describe the mixed-signal neuromor-
phic hardware used in this work; in Section III, we present the
proposed spike-based learning rule that implements synaptic
plasticity; in Section IV, we describe how to simulate eye
movements using a silicon retina; in Section V, we present
the network architecture and the learning rule; in Section VI,
we validate the network in real-time real-world tasks.
II. MIXED-SIGNAL MULTI-CHIP NEUROMORPHIC SETUP
The system architecture is illustrated in Fig. 1. It is com-
posed of a neuromorphic vision sensor, the Dynamic Vision
Sensor (DVS) (DAVIS240C) [15], a Reconfigurable On-Line
Learning Spiking (ROLLS) chip [3], and a group of Dynamic
Neuromorphic Asynchronous Processor (DYNAP) chips [4].
The DVS emulates the dynamics of biological retina cells in
silicon using mixed-signal analog/digital technologies. There
are 240 × 180 pixels integrated on each chip. Each of them
independently detects the illumination intensity change in a
small area of the visual scene. The DVS can detect fast-
moving objects in the environment in a wide range of lighting
conditions. The events generated by the DVS silicon retina are
sent to the silicon neurons on-chip using the Address-Event
Representation (AER) protocol. Although in this prototype
setup the events are relayed by two Field Programmable Gate
Array (FPGA) chips, for rapid prototyping and convenience,
the connection between the chips can be made directly with
parallel cables using the AER protocol, and therefore removing
the need for power-hungry glue-logic. In this prototyping
phase, a computer is used to configure the sensors and chips,
monitor their activity, or perform learning algorithms. Once a
network is set up, or the training phase for learning to recog-
nize visual pattern finishes, the computer can be removed.
During operation, in absence of sensory stimuli, other
peripheral devices such as the robot and motors can be turned
off. Once the neuromorphic sensors and processors detect
relevant events in the environment, they can be used to turn
on these peripheral devices.
The learning algorithm developed in this work is purely
spike-based and spike-triggered. When a neuron emits a spike,
it sends its neuron ID together with its timestamp to the com-
puter. The learning algorithm writes the received information
into a ring buffer, for example, at position S. After that, the
algorithm reads the ring buffer from the position S − 1 to
S − N to go through the history of the received spikes. The
parameter N is chosen by the algorithm to make sure the
maximum timing difference between the read-out spikes and
the newly arrived spike is within a specific time window (e.g.,
50ms in the implementations in Section VI). For each pair
of neurons that emit the read-out spike and the newly arrived
spike, the algorithm checks a look-up table. The table stores if
a plastic synapse exists between the two neurons. If it exists,
the algorithm calculates a new synaptic weight according to
the current weight and the timing difference between the two
spikes or the firing rate of the neurons.
In Section VI we evaluate the neuromorphic pattern recog-
nition in a robotic sensory-motor task. Output neurons on
the DYNAP chip send their events in a one-to-one mapping
to the pattern representing groups on another neuromorphic
chip ROLLS [3]. ROLLS is a spiking neuromorphic processor
that features 256 silicon neurons and 256x256x2 integrated
synaptic connections. 256x256 of these synapses realize a
long-term plasticity mechanism – a version of spike-time
dependent plasticity [16], [17], [18] directly on-chip. This
device facilitates learning of associations between patterns and
movements when interfaced with a robotic agent. The robotic
agent can easily be connected to the ROLLS device due to its
back-to-back connection to a miniature computing platform
Parallella board P1602 [19] which runs the software for the
robot’s motor execution.
The main difference between the DYNAP and ROLLS chips
are that there is no on-chip learning circuit in the DYNAP chip
but there is a group of on-chip learning circuits in the ROLLS.
Since the on-chip learning circuits take much area in the IC,
we can only implement 256 neurons in a ROLLS chip but
1024 neurons in a DYNAP chip with similar size of the area.
This is the reason why we seek to propose an off-chip online
learning setup and algorithm. The whole recognition network
presented in Section V is implemented in the DYNAP chips.
The learning to associate recognized visual patterns (the output
of the DYNAP chips) with actions is using the plastic synapses
in the ROLLS chip, the experiments of Section VI-D. All other
experiments and learning processes only refer to the DYNAP
chips.
III. SPIKE-BASED LEARNING RULE
The learning rule that runs on the computer with the
DYNAP chip in the loop is triggered by the pre- or post-
synaptic spikes emitted by neurons on hardware. Learning
triggered by the spikes of post-synaptic neurons can lead
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to Long Term Potentiation (LTP) or Long Term Depression
(LTD), while learning triggered by the spikes of the pre-
synaptic neurons only lead to LTP. The pre- and post-synaptic
neural activity both affect the weight strength of a synapse.
Different to the conventional description of Hebbian-like or
STDP-like learning rules, here we consider the proposed
learning rule as two separate parts: the synaptic plasticity
driven by the spikes of pre-synaptic neurons and driven by
post-synaptic neurons. Due to the nature of state-dependent
computation in Neural State Machines (NSMs) the pre- and
post-driven learning rules are not the same. In our setup, the
network needs to autonomously trigger state transitions and
learn to avoid the same transitions. Therefore, the spikes of the
transition (pre-synaptic) neurons drive the synapses to increase
the weight and with that initiate a state transition. The spikes
of the state (post-synaptic) neurons on the other hand drive
the synapses to decrease the weight and with that prevent the
same transition from happening again. The use of this learning
rule will be further discussed in the next section.
The learning rule can be described as:
w(t) = f(w(t) + αpre ·∆wpre(t) · Spre(t)
















where f(·) is the half-wave rectification function max(·, 0).
w denotes the weight of a synapse. pre and post denote
the indices of the pre-synaptic and post-synaptic neurons of
the synapse respectively. αpre and αpost denote two signed
learning rates. They are set to values > 0 and < 0 for
excitatory and inhibitory synapses respectively. βpre and βpost
denote two learning rates. They are always greater than 0. t′





denotes whether there is a spike generated by the neuron i at
time t′, where tik represents the timing of spikes and δ(x) = 1
when x = 0 otherwise δ(x) = 0. With this learning rule, the
learning triggered by post-synaptic neurons is Hebbian-like
for excitatory synapses while anti-Hebbian-like for inhibitory
synapses. In contrary, the learning triggered by pre-synaptic
neurons is anti-Hebbian-like for excitatory synapses while
Hebbian-like for inhibitory synapses. A simple simulation of
the learning rule is illustrated in Fig. 2.
In (3), the term ‘-1’ refers to the leakage of synaptic
weights triggered by the post-synaptic neuron’s firing (see the
small decreasing steps on the left of Fig. 2c and Fig. 2d).
The term’s value ‘-1’ is set arbitrarily but must be negative.
When we substitute ∆wpre(t) in (1) with (3), the term ‘-
1’ yields −αpost, which means we can tune the parameter
αpost to control the speed of the leakage. Note that the last
two terms of (1) are symmetric and the magnitude of weight









































































Fig. 2. Simulation of the learning rule. Here we simulate the learning
rule separately for the synaptic plasticity triggered by pre-synaptic and post-
synaptic neurons. Blue denotes spikes emitted by pre- and post-synaptic
neurons. Black denotes the weight of excitatory synapses. Red denotes the
weight of inhibitory synapses. We use negative values to denote the weight of
inhibitory synapses. (a) LTP on excitatory synapses triggered by pre-synaptic
neurons. Here ω(t0) = 0, αpre = 1, and βpre = 3. (b) LTP on inhibitory
synapses triggered by pre-synaptic neurons. Here ω(t0) = 0, αpre = −1, and
βpre = 4. (c) LTP and LTD on excitatory synapses triggered by post-synaptic
neurons. Here ω(t0) = 4, αpost = 1, and βpost = 3. (d) LTP and LTD on
inhibitory synapses triggered by post-synaptic neurons. Here ω(t0) = −7,
αpost = −1, and βpost = 3.
Since the synaptic weight on the DYNAP chips is low-
precision and discrete, in the chip-in-the-loop software exper-
iments, we set a threshold for the weight to generate discrete
values from the learned continuous one.
weight on chip =
{
We or Wi if w > T
0 otherwise
(4)
where T denotes a threshold, and We and Wi represent
the weight configured in the hardware for excitatory and
inhibitory synapses respectively. Once the weight learned on
the computer accumulates to be larger or lower than the
threshold, the synaptic weight on the chip will be updated.
In the chip-in-the-loop setup, the weight update has a short
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delay due to the time cost in communication between the
computer and the neuromorphic chips. In the experiments of
Section VI, we will show that this delay would not undermine
the performance of the learning rule and the network. In these
experiments, we set T = 0.5 for both excitatory and inhibitory
synapses. We set the time window size ∆t to 500 ms, and the
learning rates βpre and βpost to 0.0004. We choose to use
these low learning rates to limit the speed of weight evolution
so that they can match with the ‘slow’ neurons’ biologically
plausible large time constants in hardware. The computational
role of the proposed learning rule for inhibitory synapses will
be discussed in the next section.
During training, the computer is necessary for performing
the presented online off-chip learning rule. However, once
the training is completed, the online learning algorithm is no
longer useful, and recognition can be performed without the
computer in the loop.
IV. SIMULATION OF EYE MOVEMENTS
Illumination intensity change is critical for the biological
retina [20] and silicon retina [15] to perceive the environment.
In order to ensure that there is retinal activity even for
static scenes, biological visual systems resort to two types of
eye movements: saccades [21] and microsaccades [22]. The
primary role of the saccade is to find the target in the visual
environment [23], while that of the microsaccade is to maintain
visual scenes after saccades [22].
Saccades lead to relative movements between the eyes and
objects, which results in illumination intensity changes at
the retina. Unexpected deflection could occur when moving
either the silicon retina or the objects. Compared with moving
the objects, moving the silicon retina would lead to a larger
distortion of the perceived visual pattern. As a result, to
achieve a finely controlled relative movement, it is easier
to move the objects compared to moving the silicon retina.
Therefore, we simulate saccades by fixing the silicon retina
(DAVIS240C) and moving the objects in front of it.
We use a layer of ‘receiver’ neurons in hardware to receive
the events generated by the silicon retina. There are 256
receiver neurons arranged in a 16×16 array. The events
generated by the silicon retina are sent to excitatory synapses
of the receiver neurons. We select the center 128× 128 pixels
on the silicon retina and down-sample them to match the
16×16 receiver neurons. We configure these receiver neurons
so that they fire only if the input frequency is higher than
a certain threshold. In this way, events that are elicited from
noise in the environment or arise from inherent noise in the
analog circuits, can be filtered out.
The mean rate of the events elicited by the silicon retina
indicates the speed of the relative movement between the
silicon retina and the objects. When an object starts to move
relative to the silicon retina, the mean rate of the receiver
neurons quickly increases from zero to a much higher fre-
quency. The online learning algorithm monitors the firing rate
of the receiver neurons and detects this increase. Then the
algorithm generates artificial events that are sent to a group of











































Fig. 3. SNN architecture of a recognition network. The network is composed
of an input layer, a feature layer, and an output layer. The neurons of these
layers form a learning pathway (pink) and a recognition pathway (blue). At the
bottom of the figure, there is an arbitration mechanism implemented by neuron
populations A1, A2, A3, and A4 that controls which pathway dominates. In
this paper, each of the populations A1, A2, A3, and A4 is implemented
by four silicon neurons each to make their behaviors robust. The yellow area
denotes the plastic synapses between the mapping neurons and output neurons.
In our experiment, the receptive fields of the output neurons have four different
sizes: 16×16, 14×14, 12×12, and 10×10. Two of them are illustrated in the
figure. The dotted line between the receiver neurons and the input neurons
represents the indirect nature of the connection. The events given to the input
layer are generated by a computer algorithm according to the firing rate of
the receiver neurons as discussed in Section IV.
activate the saccades in biological neural networks. Once the
relative movement stops, the firing rate of the receiver neurons
decreases to zero. The online learning algorithm detects this
decrease and stops sending artificial events to the hardware
motor neurons.
After every saccade, the learning algorithm supplies con-
stant stimuli to the input layer neurons of the network de-
scribed in the next section. These constant stimuli reproduce
the firing rate of each receiver neuron in the 50 ms before the
saccade stops. This simulates the maintenance of visual scenes
achieved by microsaccades.
In this prototype implementation of the system, microsac-
cades are simulated by a computer algorithm. The computer
could be replaced in two ways: First, machinery can be used
to keep shaking the silicon retina to emulate microsaccades.
Second, simple mixed-signal circuits can be used to provide
the same function of the simulated microsaccade events,
for example, injecting constant current into the input layer
neurons.
Also, in most real-world scenarios, the object appears in
the visual scene at a given time point. The sudden appearance
would generate events, and the setup would be able to detect
it. An imaginative example could be the surveillance system
in a factory. Whenever an object moves into the visual scene
or shows up immediately, the generated events would be suf-
ficient to enable recognition even though the object becomes
static afterward. Once the object moves, the setup would be
able to track its activity. Therefore, in the experiments of
Section VI, we use simulated microsaccades to increase the
stability of visual patterns during learning. After the training
phase, the input layer neurons directly receive events from the
DVS. The computer is no longer useful. The network does all
the recognition without using any artificial events.
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V. SPIKING NEURAL NETWORK ARCHITECTURE
The SNN architecture that we propose is illustrated in Fig. 3.
It has a feed-forward structure consisting of three layers of
neurons. It starts from a 16 × 16 input layer. We down-
sample the center 128 × 128 pixels of the silicon retina and
connect them to the input layer neurons. Thus, during the
saccades, the silicon retina generates events to excite the input
layer neurons, while during the microsaccades, the computer
algorithm generates artificial events to excite the input layer
neurons.
A feature layer follows the input layer. Due to the limited
number of neurons on the DYNAP chips, we choose to config-
ure the feature layer to detect only horizontal and vertical bars.
The feature layer neurons receive spikes from the input layer
in a convolutional manner with kernel size 8× 8 and stride 1.
The output layer consists of multiple groups of neurons, each
of which learns to recognize a different visual pattern. Output
selecting neurons excite these to start the learning process.
A. Applying learned features on different scales
We construct two pathways in the network to perform the
learning and apply the learned features on different scales.
This is necessary because the learning object may show up
at a different distance, or the size of the object is changed.
The same projection used in this structure could be changed
to apply the learned input features on other scenarios, for
example, objects with different orientations. One pathway is
for learning, and the other one is for recognition and inference,
denoted by blue and pink respectively in Fig. 3. Each pathway
has its group of feature neurons: neuron groups L and R for
the learning and recognition pathways respectively. For recog-
nition, we connect neuron group R to the output neurons in a
convolutional manner with different kernel sizes. For learning,
on the contrary, there is an up- and down-scaling mechanism
through which we connect all the neurons in L to each
output neuron and the connection thus maintains the spatial
information of the feature neurons. However, the connections
are not direct. Instead, a group of mapping neurons relays the
spikes from the feature neurons to the output neurons.
The up- and down-scaling mechanism is achieved through
the connectivity scheme that we introduced between the fea-
ture neurons and the mapping neurons. All the neurons in a
feature map are connected to a group of mapping neurons
which are arranged in the same shape as the feature map but
could have a smaller, larger, or equal size, as shown in Fig. 3.
The feature neurons are connected to the mapping neurons in
a down-sampled, up-sampled, or one-to-one way. The primary
role of this up- and down-scaling mechanism is to implement
the invariance to objects’ size (see the experiments of Section
VI-B).
Learning takes place at the plastic synapses between the
mapping neurons and the output neurons. The spikes emitted
by the post-synaptic neurons drive the learning. It is im-
plemented using the learning rule described in Section III.
Initially, the weight of all plastic synapses is set to 0.
Mapping neurons
Feature neuronsInput neurons





















Fig. 4. Detailed structure of the feed-forward pathways from input neurons
to output neurons. To simplify the illustration, here we only show the neurons
of the recognition pathway. The learning pathway uses the same ON and OFF
cells and the same connectivity principle. The ON cells receive spikes from
the previous layer, whereas the OFF cells tend to fire spontaneously due to a
continuously supplied stimulus or a constant current. However, they receive
strong one-to-one inhibition from the ON cells.
Feature neuronsInput neurons





















the OFF cells of 
the input layer
Fig. 5. Defective features cannot trigger the feature neurons to fire. Here we
show an example input pattern that has a missing part (denoted as a white
dot on the pattern) compared to the one in Fig. 4. This missing part results
in the firing of several OFF cells of the input neurons (in the purple circle).
These firing OFF cells provide a strong inhibition to the feature neurons in
the green circle to make them silent. These feature neurons are supposed to
detect an entire vertical line.
B. Reducing the effect of noise on learned features
A dis-inhibition structure is constructed to avoid false
responses due to incomplete features. Here, each part of the
input is considered as a necessary feature to recognize the
input pattern.
Neurons that are connected to the next layer (i.e., the
input layer and the feature layer) consist of ON and OFF
cells. The ON and OFF cells are excitatory and inhibitory
neurons, respectively. They cooperatively implement a dis-
inhibition mechanism that makes the recognition robust to
noise from inputs and the inherent mismatch and noise of the
analog circuits. The connectivity of the ON and OFF cells
is illustrated in Fig. 4. ON and OFF cells have the same
type of connectivity to the next layer as shown in Fig. 3.
However, only the ON cells receive spikes from the previous
layer whereas the OFF cells are not connected to the previous
layer but receive a one-to-one inhibition from the ON cells.
The OFF cells also receive excitation from a continuously
supplied stimulus or a constant current. In this way, the ON
and OFF cells always exhibit opposite behaviors.
Due to a stronger inhibition than excitation, only if the
entire learned input feature shows up, the neurons in the output
layer are able to respond. For the feature neurons, only if the
entire feature shows up, they are able to respond. Figure 5
shows an example input pattern that cannot be responded by
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the feature neurons. Parameters such as inhibitory synapses’
strength can be tuned to lower this requirement to have a
higher tolerance on incomplete patterns during recognition.
These input features could be the result of a preprocessing
(e.g., classifying pre-trained features) on the original visual
input.
The same dis-inhibition mechanism has been used in the
NSM model to achieve robust state transitions in a noisy
SNN constructed in mixed-signal neuromorphic circuits [11].
Although the task scenario in this work is entirely different,
the principle of why the dis-inhibition mechanism increases
the robustness is similar. The mathematical derivation for its
robustness to noise and mismatch is already well discussed in
previous work which proposes the robust NSM model [11].
C. Controlling the network’s attention on new targets
An arbitration mechanism is constructed to ensure that only
if the input becomes stable (the subject is doing the microsac-
cade) and the input pattern was not previously learned, the
learning starts. The two pathways alternate to perform learning
and recognition of visual patterns. They are controlled by
the arbitration neuron groups A1, A2, A3, and A4 at the
bottom of Fig. 3. The learning pathway gains and maintains
the opportunity to start and finish the learning as follows:
For the feature neurons L, the inhibition given by A3 should
be much stronger than the excitation from the input layer.
Thus, given a visual pattern as input, the feature neurons L will
only start to fire if the arbitration neuron group A3 is silent,
which means the neuron group A4 is silent as well. This is
the case when the following condition is satisfied: the output
layer does not recognize the visual pattern, and the simulated
eye-movement motor neurons stop firing. If the neuron groups
A3 and A4 start to fire, they will reset the output-selecting
neurons, which send spikes to the output neurons to start the
learning. Thus, it ensures that if the visual pattern is already
learned or it is not stable at the input layer, the learning phase
will not start.
Once the neuron group L starts to fire, it excites the neuron
group A1 to ensure that the neuron groups R and A4 are
silent during the learning process so that they will not interfere.
The arbitration neuron group A2 inhibits A1 when the motor
neurons fire. This ensures that after learning when the silicon
retina or the visual pattern starts to move, the neuron group
A3 inhibits L and the recognition phase starts.
D. Selecting available output neurons
A scalable architecture is constructed to select available
output neurons (they have not been used to learn previous
input patterns). The output selecting neurons and a plastic
winner-take-all mechanism are illustrated in Fig. 7. Multiple
NSM structures of the type described in [11] implement a
plastic winner-take-all mechanism. The NSM structure and its
schematic representation is illustrated in Fig. 6. Each NSM
has two states: s1 and s2. The network connectivity between
NSMs ensures that anytime only the winning NSM can stay
at state s1 and all the other NSMs are at state s2. Once a


















In detail, each NSM can stay at either state s1 or s2,
meaning that the neuron groups s1 or s2 of the NSM fire
respectively. The neuron groups t1 and t2 fire only if their
two groups of incoming synapses both receive spikes [11]. The
inter-connected NSMs carries out a winner-take-all behavior
since they push each other to alter the states until only one
group remains active. After this competition, the neuron group
s1 of the winning NSM will decrease its incoming synaptic
weights according to the learning rule discussed above, except
that initially wij(t0) > 0. Therefore, this NSM will not
become the winner again.
When learning of a visual pattern is finished and the motor
neurons fire once again, the arbitration neuron groups A3 and
A4 send spikes to reset all the NSMs to state s2. This reset is
necessary to prepare the learning of the next pattern. Because
each group of the s1 neurons excite a different group of the
output neurons, these will take turns to learn different visual
patterns. This mechanism enables learning in a self-supervised
manner.
When all NSMs have been the winner once, all the plastic
synapses’ weight would be close to zero. After removing the
reset signal, all the transition neurons t2 will be active but no
NSM can transition to the state s1. Synaptic plasticity driven
by pre-synaptic neurons increases the weight of all synapses
between t2 and s1 neurons until an NSM transitions to s1 and
becomes the winner. Next, the plastic synapses’ weight of this
NSM will decrease back to zero. In this way, as long as there
is no output neuron left, a new round will start. The previously
used NSMs can be selected as the winner again, but repetitions
in the new round are avoided. Old memories can therefore
be updated. This network connectivity supports tasks, such
as associating different external stimuli with distinct internal
states of the network.
VI. EXPERIMENTAL RESULTS
We present experiments in which objects either move with
speed in the range of [60, 1200] pps (pixels per second on
the silicon retina) or are continuously shaken in front of the
silicon retina. 60 pps and 1200 pps are measured values. 60 pps
is the minimum speed, below which the generated events are
too few for the network to recognize the patterns. 1200 pps is
the maximum speed, above which the response of the neurons
and synapses on-chip are not fast enough to distinguish the
visual patterns.
A. Selection mechanism for output neurons
We first test the proposed network architecture’s capability
to select output neurons without repetition. The network of
Fig. 7 is implemented in the DYNAP chips [24], [4]. Learning
is implemented with the chip-in-the-loop setup introduced in
Section II. Initially, the weight of all the plastic synapses in
Fig. 7 is set to 1. This initial synaptic strength ensures that
the transition neurons t2 can successfully send spikes to the
state neurons s1 in order to trigger state transitions. At the
beginning of each trial, we manually send the reset signal to
force every NSM to stay in state s2. Whenever the reset signal
is removed, the competition starts.
Fig. 8. Neural activity of the interacting NSMs that implement the WTA
computation. This is a raster plot. Here we implement the network of Fig. 7,
but the synaptic plasticity is turned off during the experiment. Each neural
population is implemented by four neurons. For the s1, s2, t1, t2, and output
neurons, from bottom to top, they are arranged in the order of NSM1, NSM2,
NSM3, and NSM4.
Fig. 9. Synaptic plasticity enables an NSM network to show round-robin
behavior. In this raster plot, the neurons are denoted in the same way as Fig. 8.
After 65 s, the same NSM is selected again when there is no option left. This
is due to the increase of synaptic weights driven by the firing activity of the
pre-synaptic neurons. The weight evolution is illustrated in Fig. 10.
Fig. 10. Weight evolution of the plastic synapses within NSMs. Top and
middle: the raster plot of the firing activity of the transition neurons t2 and the
state neurons s1, respectively. Bottom: the weight evolution of the synapses
connecting the transition neurons t2 and the state neurons s1.
Figure 8 shows the WTA competition formed by interacting
NSMs without synaptic plasticity. During competition, the
state neurons fire at the same time. However, since the output
neurons receive excitation and inhibition from both s1 and s2
8










































































































Fig. 11. Recognition of visual patterns after learning. Recorded neural
activities of the input and output layers over 20 ms. (a) and (c): two input
patterns projected onto the input layer. (b) and (d): responses of the output
layer to the two respective input patterns.
neurons, the output neurons only emit events for the winning
NSM. Without synaptic plasticity, the network might select
the same output group as the winner again.
Figure 9 shows that the network implements a round-robin
behavior when synaptic plasticity is turned on. The output
neurons are activated in turn without any repetition in each
round. In detail, the NSMs take turns to remain at state
s1 during the first four trials. Since learning is driven by
post-synaptic neurons, the t2 neurons cannot activate the s1
neurons which have been selected as winner before. There is
no repetition in the first four trials. After the first trials, all the
NSMs have been selected once. Since the synaptic weights can
be recovered when learning is driven by pre-synaptic neurons,
the same NSM can be selected as the winner when there is
no more available output group. Here, in the last four trials,
all four NSMs are re-selected once. There is no repetition in
these four trials due to the learning driven by post-synaptic
neurons.
Figure 10 shows the weight evolution recorded from the
experiment shown in Fig. 9. In an NSM, when state neurons s1
fire, and the transition neurons t2 are silent, the average weight
of the synapses between them decreases. While the increase
of this weight is due to the simultaneous firing activity of the
state and transition neurons during state transitions.
B. Performance and robustness
Because of the limited number of neurons on the prototype
DYNAP chips, we train the network with four different visual
patterns composed of horizontal and vertical bars, namely a
‘T’ shape or a ‘⊔’ shape in different orientations. Due to the
up- and down-scaling mechanism within the connections, the
output neurons represent the target’s position and size. If the
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Fig. 12. Performance of the network in two example tasks. Each element in
the confusion matrix represents the percentage of spikes that belong to each
of the four groups of output neurons compared to the total number of spikes
when we show a visual pattern to the neuromorphic system.
silicon retina through the output neuron which responds to it.
Although we choose to use these simple patterns due to the
limited number of available neurons, the same principle can
be scaled up for more complex patterns and features.
To test the recognition performance of the network after
training, we show each pattern to the silicon retina for 1000 s.
1000 s are used as time duration in order to create a large
enough test set for performance evaluation. In these 1000 s, we
keep moving the visual pattern in front of the silicon retina
with different speeds and moving directions. The generated
events are kept feeding into the recognition network. The
time cost for recognizing each visual pattern is from tens to
several hundred of milliseconds on average, which is mainly
determined by the features of ‘slow’ neurons on the DYNAP
chips that have the same time constant as biological neurons.
These ‘slow’ neurons are important for real-world tasks, as
we will discuss in detail in Section VI-D. Figure 11 shows
an example that the output neurons can correctly respond to
the visual patterns at different scales despite the noisy events
present at the input. Figure 3 shows the network’s robustness
to the mismatch and noise in the neuromorphic devices and
the environment. The dis-inhibition mechanism is necessary
to achieve high recognition performance. If we remove the
neurons involved in the dis-inhibition mechanism from the
network architecture shown in Fig. 3, the measured recognition
performance in hardware drops from 99.69% to 56.91%.
The proposed network architecture can be scaled up without
undermining the performance and robustness. In the mixed-
signal neuromorphic setup, neurons function independently
from one another, and an increased number of neurons would
thus not change their functionality. Instead, an increased
number of neurons (either more feature maps or more layers
of feature neurons) will increase the number and complexity
of visual patterns that can be recognized.
With the current implementation of the feature neurons,
the proposed recognition network is specialized to recognize
the edges of objects which could be the shape of a car,
a manufacturing product, or a person. It is not good at
recognizing textures, and it cannot recognize colors due to
the design of the DVS. However, filters could be implemented
to recognize texture or other complex features and to generate




Fig. 13. Real-time real-world experimental results on an omnidirectional
robot. The recognition of visual patterns is done by the recognition network
and implemented in the DYNAP chips. The association of the recognized
visual patterns (the output of the DYNAP chips) is implemented in the
ROLLS chip. (a) and (b): the robot keeps changing between left and right
movements. (c) and (d): the robot navigates in the arena by recognizing the
surface markings on the ground. (b) and (d) show the path of the robot moving
in the arena. The X-axis and Y-axis represent the location of the robot in the
arena. The color of the path represents the time shown in the Time-axis.
capability to recognize complex visual patterns depends on the
number of feature neurons. Adding feature neurons will enable
the detection of complex shapes that can be broken down into
edges such as the skeleton of objects. The network’s robustness
will not be affected by overlapping multiple patterns as long
as they are clear to distinguish. In fact, in a real environment,
for example, when recognizing cars on the road, the number of
required features can be kept small because simple, repeating
patterns which can cover for example the skeleton of the cars
could be enough for the recognition.
C. Power consumption
Without incoming events, the spiking neural network archi-
tecture implemented on neuromorphic devices only consumes
static power. The static power dissipation is 945µW for the
DYNAP chip [24]. The primary source of the dynamic power
consumption is due to neurons firing and spikes generation.
For generating every spike, the neurons use 2.8 pJ [24]. The
average mean firing rate of the neurons is 41.76 Hz when there
is no visual pattern given to the input layer, and 55.73 Hz when
there is one. The silicon retina chip consumes less than 5 mW
when the input activity is not very intensive [15]. Thus the total
power consumption of this neuromorphic hardware system is
estimated to be on the order of a few mW.
D. Real-time real-world tasks
The time taken to recognize a pattern depends on the proper-
ties of the neurons and synapses (e.g., the time constants, firing
thresholds, and the length of Post-Synaptic Potentials (PSPs))
in the feed-forward pathway. Each neuron takes time to
integrate evidence from the asynchronous input. This delayed
time, however, enables a temporal invariance in the range of
tens to several hundred milliseconds. This is essential for real-
world tasks where a robot or object is not moving smoothly.
For example, when a robot platform moves intermittently due
Fig. 14. Activity of the recognition output neurons and the motor control
neurons. The raster plot shows the recognition result and the action selection
during the experiment shown in Fig. 13a. The four groups of the recognition
network’s output neurons send events to the sensory neurons in a one-to-
one manner. Each group of sensory neurons excites a different group of
motor neurons. The connectivity between the sensory neurons and the motor
neurons define which input pattern is linked to which action. The sensory and
motor neurons are implemented in the ROLLS chip. The DYNAP chips are
connected to the ROLLS chip using an AER interface.
to ground friction, a silicon retina will generate a sequence of
events with short intervals. The ‘slow’ neurons on the DYNAP
chips can integrate past events and keep them in the membrane
potential. Despite the short interval, new events that arrive will
be integrated with the current membrane potential that was
reached through the old events.
We mounted the silicon retina and neuromorphic processors
on an omnidirectional robot. The output neurons on the
DYNAP chips send out events in a one-to-one mapping to
the pattern representing group on the ROLLS chip. These
“sensory neurons” on the ROLLS chip are connected to “motor
neurons” in an all-to-all manner with plastic on-chip synapses.
The Spike-Timing Dependent Plasticity (STDP) rule that is
realized in plastic synapses and enables the neurons to learn
an association between sensory input and motor output. Four
populations of “motor neurons” that represent movement in
forward, backward, left, and right direction are stimulated
as the robot is initiated to move in each direction. During
learning, robot movements are initiated manually over the
software running on the Parallella board (by touching the
bumper sensor of the robot). As the robot moves, a pattern is
shown to the DVS. Simultaneous activation of the “motor” and
“sensory” neurons lead to on-chip plasticity and strengthening
of synapses between these neuronal populations in a Hebbian
manner. After learning, showing a pattern to the DVS suffices
to drive the associated motor population on the ROLLS chip
over plastic synapses. The firing activity of motor neurons is
detected in software and the learned movement is executed by
the robotic agent.
We tested two scenarios in which the robot moved within
an arena, continuously detecting and recognizing patterns that
were associated with different movements in the previously
described learning procedure. Fig. 13 illustrates the robot
trajectories in the two scenarios. Figure 14 shows the neural
activity during the experiment in Fig. 13a. This result shows
that our multi-chip SNN architecture can solve the recognition






















Fig. 15. Recognizing sequences of visual symbols using NSMs. (a) An FSM
that recognizes the regular expression ∗⊔⊓{⊔⊓}⊏. (b) Raster plot of the
firing activity of the input and output neurons. The output neuron population
(pink) emits spikes after receiving a correct sequence of input symbols.
in a closed behavioral loop with a robotic agent.
E. Driving Neural State Machines with visual inputs
We connect the output neurons of the recognition network
to the input of an NSM. The NSM is implemented with the
robust NSM model introduced in Section V-D. Each neural
population of the NSM is implemented with eight neurons. An
FSM is shown in the diagram of Fig. 15a. We construct the
NSM to implement the same behavior as the FSM. The NSM
network can store the past sequence of input signals (e.g., ⊔,
⊓, and ⊏) as a state of the network. The output neurons of
the recognition network send spikes to the NSM to trigger
the state transitions illustrated in Fig. 15a. We show visual
patterns to the recognition network as input signals that trigger
state transitions. The experimental result in Fig. 15b shows
that the visual patterns can successfully trigger the transitions
between states. In addition, whenever there is a sequence of
inputs compliant with the rule ⊔⊓{⊔⊓}∗⊏ such as ⊔⊓⊏ or
⊔⊓⊔⊓⊏, the network reports an output, which means the
sequence is recognized. This experiment also shows that an
NSM can parse a sequence of symbols, which is considered
as a typical application of its compartment - FSMs in the fields
of computer science and engineering.
VII. CONCLUSION
We presented a spiking neural network architecture and an
online off-chip training method that enable robust learning and
recognition of visual patterns in noisy spiking neural networks
and noisy environments. We demonstrated pattern recognition
tasks in a closed-loop system composed of asynchronous
neuromorphic sensors, processors, and robotic agents. In ad-
dition to solving practical engineering problems, the proposed
network architecture might shed light on how the neurons are
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[10] T. Pfeil, A. Grübl, S. Jeltsch, E. Müller, P. Müller, M. Petrovici,
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